summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVamsi Krishna Samavedam <vskrishn@codeaurora.org>2016-08-24 23:21:28 -0700
committerVamsi Krishna Samavedam <vskrishn@codeaurora.org>2016-08-30 12:32:19 -0700
commit153c58621c3cb0f131af21be4b7f70a64d1354ab (patch)
tree4931cb37109ba3f1201d542ff152ff33d1efadc1
parentb7c8e2b080d5214d9ee25e9b644eb8d5b548be04 (diff)
ARM: dts: msm: Update qusb2 phy init sequence for msmcobalt v2
Update the sequence to include tune1 and tune2 parameters. While at it update the comments to include register names. Change-Id: Ib8ff42a6e05c0065b19e977eb56f6b96a78fcf39 Signed-off-by: Vamsi Krishna Samavedam <vskrishn@codeaurora.org>
-rw-r--r--arch/arm/boot/dts/qcom/msmcobalt-v2.dtsi13
1 files changed, 7 insertions, 6 deletions
diff --git a/arch/arm/boot/dts/qcom/msmcobalt-v2.dtsi b/arch/arm/boot/dts/qcom/msmcobalt-v2.dtsi
index f4d5e106e403..5987672a5812 100644
--- a/arch/arm/boot/dts/qcom/msmcobalt-v2.dtsi
+++ b/arch/arm/boot/dts/qcom/msmcobalt-v2.dtsi
@@ -447,12 +447,13 @@
&qusb_phy0 {
qcom,qusb-phy-init-seq =
/* <value reg_offset> */
- <0x13 0x04
- 0x7c 0x18c
- 0x80 0x2c
- 0x0a 0x184
- 0x00 0x240
- 0x19 0xb4>;
+ <0x13 0x04 /* analog_controls_two */
+ 0x7c 0x18c /* pll_clock_inverter */
+ 0x80 0x2c /* pll_cmode */
+ 0x0a 0x184 /* pll_lock_delay */
+ 0xa5 0x23c /* tune1 */
+ 0x09 0x240 /* tune2 */
+ 0x19 0xb4>; /* digital_timers_two */
};
&msm_vidc {