1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
#ifndef __UAPI_MEDIA_MSM_AIS_MGR_H__
#define __UAPI_MEDIA_MSM_AIS_MGR_H__
#include <media/ais/msm_ais.h>
#define VREGNAME_SIZE 32
#define CLKNAME_SIZE 32
enum cam_ahb_clk_vote {
/* need to update the voting requests
* according to dtsi entries.
*/
CAM_AHB_SUSPEND_VOTE = 0x0,
CAM_AHB_SVS_VOTE = 0x01,
CAM_AHB_NOMINAL_VOTE = 0x02,
CAM_AHB_TURBO_VOTE = 0x03,
CAM_AHB_DYNAMIC_VOTE = 0xFF,
};
enum clk_mgr_cfg_type_t {
AIS_CLK_ENABLE,
AIS_CLK_DISABLE,
AIS_CLK_ENABLE_ALLCLK,
AIS_CLK_DISABLE_ALLCLK
};
enum ais_mgr_cfg_ext_type_t {
AIS_DIAG_GET_REGULATOR_INFO_LIST,
AIS_DIAG_GET_BUS_INFO_STATE,
AIS_DIAG_GET_CLK_INFO_LIST,
AIS_DIAG_GET_GPIO_LIST,
AIS_DIAG_SET_GPIO_LIST,
};
#define AIS_CLK_ENABLE AIS_CLK_ENABLE
#define AIS_CLK_DISABLE AIS_CLK_DISABLE
struct msm_camera_reg_list_cmd {
void __user *value_list;
void __user *regaddr_list;
uint32_t reg_num;
};
struct msm_ais_diag_regulator_info_t {
int enable;
char regulatorname[VREGNAME_SIZE];
};
struct msm_ais_diag_regulator_info_list_t {
struct msm_ais_diag_regulator_info_t *infolist;
uint32_t regulator_num;
};
struct msm_ais_diag_bus_info_t {
enum cam_ahb_clk_vote ahb_clk_vote_state;
uint32_t isp_bus_vector_idx; /* 0 - init 1- ping 2 - pong */
uint64_t isp_ab;
uint64_t isp_ib;
};
struct msm_ais_diag_clk_info_t {
char clk_name[CLKNAME_SIZE];
long clk_rate;
uint8_t enable;
};
struct msm_ais_diag_clk_list_t {
void __user *clk_info;
uint32_t clk_num;
};
struct msm_ais_diag_gpio_list_t {
uint32_t __user *gpio_idx_list;
int32_t __user *gpio_val_list;
uint32_t gpio_num;
};
struct clk_mgr_cfg_data_ext {
enum ais_mgr_cfg_ext_type_t cfg_type;
union {
struct msm_ais_diag_regulator_info_list_t vreg_infolist;
struct msm_ais_diag_bus_info_t bus_info;
struct msm_ais_diag_clk_list_t clk_infolist;
struct msm_ais_diag_gpio_list_t gpio_list;
} data;
};
struct clk_mgr_cfg_data {
enum clk_mgr_cfg_type_t cfg_type;
};
#define VIDIOC_MSM_AIS_CLK_CFG \
_IOWR('V', BASE_VIDIOC_PRIVATE, struct clk_mgr_cfg_data)
#define VIDIOC_MSM_AIS_CLK_CFG_EXT \
_IOWR('V', BASE_VIDIOC_PRIVATE+1, struct clk_mgr_cfg_data_ext)
#endif /* __UAPI_MEDIA_MSM_AIS_MGR_H__ */
|
