blob: 7eb749fde97de2512742f8d42897148c81279bf4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
|
/* Copyright (c) 2010-2020, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __MDSS_HDMI_TX_H__
#define __MDSS_HDMI_TX_H__
#include <linux/switch.h>
#include <linux/msm_mdp_ext.h>
#include "mdss_hdmi_util.h"
#include "mdss_hdmi_panel.h"
#include "mdss_cec_core.h"
#include "mdss_hdmi_audio.h"
#define MAX_SWITCH_NAME_SIZE 5
#define HDMI_GEN_PKT_CTRL_CLR_MASK 0x7
enum hdmi_tx_io_type {
HDMI_TX_CORE_IO,
HDMI_TX_QFPROM_IO,
HDMI_TX_HDCP_IO,
HDMI_TX_MAX_IO
};
enum hdmi_tx_power_module_type {
HDMI_TX_HPD_PM,
HDMI_TX_DDC_PM,
HDMI_TX_CORE_PM,
HDMI_TX_CEC_PM,
HDMI_TX_MAX_PM
};
/* Data filled from device tree */
struct hdmi_tx_platform_data {
bool primary;
bool cont_splash_enabled;
bool cond_power_on;
struct dss_io_data io[HDMI_TX_MAX_IO];
struct dss_module_power power_data[HDMI_TX_MAX_PM];
struct reg_bus_client *reg_bus_clt[HDMI_TX_MAX_PM];
/* bitfield representing each module's pin state */
u64 pin_states;
bool pluggable;
};
struct hdmi_tx_pinctrl {
struct pinctrl *pinctrl;
struct pinctrl_state *state_active;
struct pinctrl_state *state_hpd_active;
struct pinctrl_state *state_cec_active;
struct pinctrl_state *state_ddc_active;
struct pinctrl_state *state_suspend;
};
struct hdmi_tx_ctrl;
typedef int (*hdmi_tx_evt_handler) (struct hdmi_tx_ctrl *);
struct hdmi_tx_ctrl {
struct platform_device *pdev;
struct platform_device *ext_pdev;
struct hdmi_tx_platform_data pdata;
struct mdss_panel_data panel_data;
struct mdss_util_intf *mdss_util;
struct msm_hdmi_mode_timing_info timing;
struct hdmi_tx_pinctrl pin_res;
struct mutex mutex;
struct mutex tx_lock;
struct list_head cable_notify_handlers;
struct kobject *kobj;
struct workqueue_struct *workq;
struct hdmi_util_ds_data ds_data;
struct completion hpd_int_done;
struct work_struct hpd_int_work;
struct delayed_work hdcp_cb_work;
struct work_struct cable_notify_work;
struct hdmi_tx_ddc_ctrl ddc_ctrl;
struct hdcp_ops *hdcp_ops;
struct cec_ops hdmi_cec_ops;
struct cec_cbs hdmi_cec_cbs;
struct hdmi_audio_ops audio_ops;
struct hdmi_panel_data panel;
struct hdmi_panel_ops panel_ops;
struct msm_ext_disp_audio_setup_params audio_params;
struct msm_ext_disp_init_data ext_audio_data;
struct work_struct fps_work;
struct mdp_hdr_stream_ctrl hdr_ctrl;
int pending_event;
bool handle_pe;
atomic_t notification_pending;
struct completion notification_comp;
u32 notification_status;
spinlock_t hpd_state_lock;
u32 panel_power_on;
u32 panel_suspend;
u32 vic;
u32 hdmi_tx_version;
u32 hdmi_tx_major_version;
u32 max_pclk_khz;
u32 hpd_state;
u32 hpd_off_pending;
u32 hpd_feature_on;
u32 hpd_initialized;
u32 vote_hdmi_core_on;
u32 dynamic_fps;
u32 hdcp14_present;
u32 enc_lvl;
u32 edid_buf_size;
u32 s3d_mode;
u8 timing_gen_on;
u8 mhl_hpd_on;
u8 hdcp_status;
u8 spd_vendor_name[9];
u8 spd_product_description[17];
u8 curr_hdr_state;
bool hdcp_feature_on;
bool hpd_disabled;
bool ds_registered;
bool scrambler_enabled;
bool hdcp1_use_sw_keys;
bool hdcp14_sw_keys;
bool auth_state;
bool custom_edid;
bool sim_mode;
bool hdcp22_present;
bool power_data_enable[HDMI_TX_MAX_PM];
bool dc_support;
bool dc_feature_on;
bool use_bt2020;
void (*hdmi_tx_hpd_done)(void *data);
void *downstream_data;
void *audio_data;
void *feature_data[hweight8(HDMI_TX_FEAT_MAX)];
void *hdcp_data;
void *evt_arg;
u8 *edid_buf;
char disp_switch_name[MAX_SWITCH_NAME_SIZE];
u64 actual_clk_rate;
bool pll_update_enable;
/* pre/post is done in the context without tx_lock */
hdmi_tx_evt_handler pre_evt_handler[MDSS_EVENT_MAX - 1];
hdmi_tx_evt_handler evt_handler[MDSS_EVENT_MAX - 1];
hdmi_tx_evt_handler post_evt_handler[MDSS_EVENT_MAX - 1];
};
#endif /* __MDSS_HDMI_TX_H__ */
|
