blob: 2f8fb22439f9269f7b9d74da948f3e74fd0c5200 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
Qualcomm Technologies, Inc Graphics Clock & Reset Controller Binding
--------------------------------------------------------------------
Required properties :
- compatible : shall contain only one of the following:
"qcom,gpucc-sdm660",
"qcom,gpucc-sdm630",
"qcom,gpu-sdm660",
- reg : shall contain base register location and length
- #clock-cells : shall contain 1
- #reset-cells : shall contain 1
Optional properties :
- #power-domain-cells : shall contain 1
Example:
clock-controller@4000000 {
compatible = "qcom,gpucc-sdm660";
reg = <0x5065000 0x10000>;
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
};
gpu-clock-controller@4000000 {
compatible = "qcom,gpu-sdm660";
reg = <0x5065000 0x10000>;
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
};
|
