summaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek (follow)
Commit message (Expand)AuthorAge
* clk: mediatek: add the option for determining PLL source clockChen Zhong2017-12-20
* clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao2015-10-01
* clk: mediatek: Add subsystem clocks of MT8173James Liao2015-10-01
* clk: mediatek: Fix rate and dependency of MT8173 clocksJames Liao2015-10-01
* clk: mediatek: Add fixed clocks support for Mediatek SoC.James Liao2015-10-01
* clk: mediatek: Add __initdata and __init for data and functionsJames Liao2015-10-01
* clk: mediatek: Remove unused code from MT8173.James Liao2015-10-01
* clk: mediatek: Removed unused dpi_ck clock from MT8173James Liao2015-10-01
* clk: mediatek: add 13mhz clock for MT8173Joe.C2015-10-01
* Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-28
|\
| * clk: mediatek: Properly include clk.hStephen Boyd2015-07-20
* | clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao2015-07-28
* | clk: mediatek: Fix calculation of PLL rate settingsJames Liao2015-07-28
* | clk: mediatek: Fix PLL registers setting flowJames Liao2015-07-28
* | clk: mediatek: mt8173: Fix enabling of critical clocksSascha Hauer2015-07-06
|/
* clk: mediatek: Fix apmixedsys clock registrationJames Liao2015-06-04
* clk: mediatek: Initialize clk_init_dataRicky Liang2015-05-19
* clk: mediatek: Add basic clocks for Mediatek MT8173.James Liao2015-05-05
* clk: mediatek: Add basic clocks for Mediatek MT8135.James Liao2015-05-05
* clk: mediatek: Add reset controller supportSascha Hauer2015-05-05
* clk: mediatek: Add initial common clock support for Mediatek SoCs.James Liao2015-05-05
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-26 23:02:01 +0000