index
:
android_kernel_zuk_msm8996.git
halium-9.0
lineage-16.0
lineage-17.1
lineage-18.1
lineage-19.1
lineage-20
lineage-21
lineage-22
master
ubports-9.0
null
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
kernel
/
irq_cpu.c
(
follow
)
Commit message (
Expand
)
Author
Age
*
MIPS: IRQ: Fix disable_irq on CPU IRQs
Felix Fietkau
2015-01-16
*
MIPS: Set vint handler when mapping CPU interrupts
Andrew Bresticker
2014-11-24
*
MIPS: Provide a generic plat_irq_dispatch
Andrew Bresticker
2014-11-24
*
MIPS: Rename mips_cpu_intc_init() -> mips_cpu_irq_of_init()
Andrew Bresticker
2014-11-24
*
MIPS: Always use IRQ domains for CPU IRQs
Andrew Bresticker
2014-11-24
*
MIPS: Panic messages should not end in \n.
Ralf Baechle
2013-10-29
*
Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...
Ralf Baechle
2013-02-21
|
\
|
*
MIPS: add irqdomain support for the CPU IRQ controller
Gabor Juhos
2013-02-17
*
|
MIPS: Whitespace cleanup.
Ralf Baechle
2013-02-01
|
/
*
Disintegrate asm/system.h for MIPS
David Howells
2012-03-28
*
MIPS: Install handlers for software IRQs
Kevin Cernekee
2011-07-25
*
MIPS: Convert the irq functions to the new names
Thomas Gleixner
2011-03-29
*
MIPS: irq_cpu: Convert to new irq_chip functions
Thomas Gleixner
2011-03-25
*
MIPS: Add missing #inclusions of <linux/irq.h>
David Howells
2010-10-07
*
MIPS: Enable GENERIC_HARDIRQS_NO__DO_IRQ for all platforms
Ralf Baechle
2009-03-30
*
[MIPS] irq_cpu: use handle_percpu_irq handler to avoid dropping interrupts.
Ralf Baechle
2007-11-15
*
[MIPS] use name instead of typename for each irq_chip
Atsushi Nemoto
2007-02-06
*
[MIPS] Define MIPS_CPU_IRQ_BASE in generic header
Atsushi Nemoto
2007-02-06
*
[MIPS] Compile __do_IRQ() when really needed
Franck Bui-Huu
2006-12-06
*
[MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irq
Atsushi Nemoto
2006-11-30
*
[MIPS] IRQ cleanups
Atsushi Nemoto
2006-11-30
*
[MIPS] Eleminate interrupt migration helper use.
Ralf Baechle
2006-07-13
*
[PATCH] genirq: rename desc->handler to desc->chip
Ingo Molnar
2006-06-29
*
MT bulletproofing.
Ralf Baechle
2005-10-29
*
Inlining will result in back-to-back mtc0 mfc0 instructions. Break the
Ralf Baechle
2005-10-29
*
Use an irq_enable_hazard hazard barrier in unmask_mips_irq. This
Ralf Baechle
2005-10-29
*
Convert struct hw_interrupt_type initializations to ISO C99 named
Ralf Baechle
2005-10-29
*
Mask and ack CPU interrupts upon initialization. Keep the state
Maciej W. Rozycki
2005-10-29
*
Linux-2.6.12-rc2
Linus Torvalds
2005-04-16