summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/stih407.dtsi (follow)
Commit message (Collapse)AuthorAge
* ARM: dts: STi: Add gpio polarity for "hdmi,hpd-gpio" propertyPatrice Chotard2018-02-22
| | | | | | | | | | | | | | | | | | | | | | | | | | commit 7ac1f59c09a61e6af6622df6809e003b0af07f3d upstream. The GPIO polarity is missing in the hdmi,hpd-gpio property, this fixes the following DT warnings: arch/arm/boot/dts/stih410-b2120.dtb: Warning (gpios_property): hdmi,hpd-gpio property size (8) too small for cell size 2 in /soc/sti-display-subsystem/sti-hdmi@8d04000 arch/arm/boot/dts/stih407-b2120.dtb: Warning (gpios_property): hdmi,hpd-gpio property size (8) too small for cell size 2 in /soc/sti-display-subsystem/sti-hdmi@8d04000 arch/arm/boot/dts/stih410-b2260.dtb: Warning (gpios_property): hdmi,hpd-gpio property size (8) too small for cell size 2 in /soc/sti-display-subsystem/sti-hdmi@8d04000 [arnd: marked Cc:stable since this warning shows up with the latest dtc by default, and is more likely to actually cause problems than the other patches from this series] Cc: stable@vger.kernel.org Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
* Merge tag 'sti-dt-for-v4.4-1' of ↵Arnd Bergmann2015-10-06
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | https://git.kernel.org/pub/scm/linux/kernel/git/mcoquelin/sti into next/dt Merge "STi DT changes for v4.4, round 1" from Maxime Coquelin: Highlights: ----------- - Add multiple pinctrl configurations to STiH407 - Enable devices using pins only at board level - Add HW RNG device nodes to STiH407 family - Fix MMC0 clock configuration on STiH418 - Fix interrupt related bindings on STiH407 * tag 'sti-dt-for-v4.4-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mcoquelin/sti: ARM: STi: STiH407: Enable the 2 HW Random Number Generators for STiH4{07, 10} ARM: DT: STi: STiH418: Fix mmc0 clock configuration ARM: STi: DT: STiH407: Rename incorrect interrupt related binding ARM: STi: STiH407: Add spi default pinctrl groups. ARM: DT: STiH407: Add RMII pinctrl support ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller ARM: DT: STiH407: Add systrace pin configuration ARM: DT: STiH407: Add NAND flash controller pin configuration ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config ARM: DT: STiH407: Add serial3 pinctrl configuration ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs ARM: STi: DT: STiH407: Add i2c3 alternate pin configs ARM: STi: DT: STiH407: Add a cec0 pin definition ARM: dts: stih410: Enable USB2.0 and related PHY nodes at board level ARM: dts: stih407/410: Tidy up display nodes ARM: dts: stih407: Enable PWM nodes only board level
| * ARM: dts: stih407/410: Tidy up display nodesMaxime Coquelin2015-09-29
| | | | | | | | | | | | | | | | | | The display nodes are common to both STiH407 and STiH410, move them to the family file. Acked-by: Patrice Chotard <patrice.chotard@st.com> Acked-by: Peter Griffin <peter.griffin@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* | ARM: sti: dt: adapt DT to fix probe/bind issues in DRM driverBenjamin Gaignard2015-09-24
|/ | | | | | | | | | STI drm drivers probe and bind using component framework was incorrect. In addition to drivers fix DT update is needed to make all sub-components become childs of sti-display-subsystem. Signed-off-by: Benjamin Gaignard <benjamin.gaignard@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com> Signed-off-by: Olof Johansson <olof@lixom.net>
* ARM: STi: STiH407: Move PWM nodes STiH407 => STiH407-familyLee Jones2015-07-22
| | | | | | | This also incorporates the STiH410. Signed-off-by: Lee Jones <lee.jones@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* ARM: STi: STiH407: Add DT nodes for for PWMLee Jones2015-05-13
| | | | | | | | | | | Supply top level nodes for the STiH407 based development boards. The Pinctrl configuration has already been applied, so the only missing piece of the DT puzzle is for a board's DTB to enable the nodes. Signed-off-by: Ajit Pal Singh <ajitpal.singh@st.com> Signed-off-by: Lee Jones <lee.jones@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* ARM: DT: STiH407: Add DRM dt nodesGabriel FERNANDEZ2015-01-16
| | | | | | | | | | | | This patch adds the DRM/KMS dt nodes. This node can't be in stih407-family.dtsi file because in the future we will integrate a new stih418-b2199 board. It's a stih407 family board with different drm/kms dt nodes. That is why i created the stih407.dtsi file. Signed-off-by: Gabriel Fernandez <gabriel.fernandez@linaro.org> Acked-by: Peter Griffin <peter.griffin@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* ARM: STi: DT: STih407: Abstract common dt nodes into shared files.Peter Griffin2014-11-18
| | | | | | | | | | The stih410 soc which will be added in the following commit is very similar to the stih407, to enable maximum re-use of the dt files this commit abstracts the common parts into a shared dt file stihxxx-b2120 for the board, and also a shared file stih407-family.dtsi for the SoC. Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* ARM: STi: DT: STiH407: 407 DT Entry for clockgen C0Gabriel FERNANDEZ2014-10-31
| | | | | | | | Patch adds DT entries for clockgen C0 Signed-off-by: Gabriel Fernandez <gabriel.fernandez@linaro.org> Signed-off-by: Olivier Bideau <olivier.bideau@st.com> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* ARM: sti: Add STiH407 reset controller support.Peter Griffin2014-10-31
| | | | | | | | This patch adds the reset controller DT nodes for the powerdown, softreset and picophy controllers. Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
* ARM: dts: Add STiH407 SoC supportMaxime Coquelin2014-05-21
The STiH407 is advanced multi-HD AVC processor with 3D graphics acceleration and 1.5-GHz ARM Cortex-A9 SMP CPU. Acked-by: Giuseppe Cavallaro <peppe.cavallaro@st.com> Acked-by: Lee Jones <lee.jones@linaro.org> Acked-by: Patrice Chotard <patrice.chotard@st.com> Signed-off-by: Giuseppe Cavallaro <peppe.cavallaro@st.com> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>