summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorOsvaldo Banuelos <osvaldob@codeaurora.org>2016-05-11 17:24:17 -0700
committerJeevan Shriram <jshriram@codeaurora.org>2016-05-16 20:10:34 -0700
commit36015d8392eaea996c4c5b4184367ceafdeb26a4 (patch)
treef5fd8ffea7cbaeab0c3583607cbce11fca71d960 /tools/perf/scripts/python
parent4d32c5299e71cf50f3a370a550ae6a258e0e28d8 (diff)
ARM: dts: msm: restrict VDD_APC voltages to NOM for CPR rev 0 on msmcobalt
Raise the VDD_APC0 and VDD_APC1 CPR floor voltages to be equal to the Nominal ceiling voltage on CPR revision 0 parts. Also, increase the number of supported fuse combos to 8, to support up to 8 CPR revisions using a single speed bin. This ensures stable operation on some msmcobalt CPR revision 0 parts that cannot operate reliably with SVS2/SVS voltages and has no impact to CPR rev 1 and greater parts. Change-Id: I6913a168596b34f527f689360f93fdf15b7d2f10 CRs-Fixed: 1014782 Signed-off-by: Osvaldo Banuelos <osvaldob@codeaurora.org>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions