diff options
| author | Aravind Venkateswaran <aravindh@codeaurora.org> | 2016-05-18 15:18:34 -0700 |
|---|---|---|
| committer | Kyle Yan <kyan@codeaurora.org> | 2016-05-24 14:15:30 -0700 |
| commit | 66725abe35872e9224c76d1aca8510fa354471e1 (patch) | |
| tree | 39146688cf3c5214137ecf6b0fdfb6c0e67575c1 /kernel | |
| parent | 5c20f19d4f8b687f2bb71ca76420d182a954dcdd (diff) | |
clk: msm: mdss: fix DSI PLL programming for msmcobalt
VCO configuration should be based on the requested vco
clock rate and should not factor in the bit clock source
divider. In addition, the bit clock source divider for
the slave controller should always be set to 1. This will
ensure that the PLL is locked at the correct rate.
CRs-Fixed: 1019289
Change-Id: Ie5c171e13dcccc711ba03acb38fcd7876e792cee
Signed-off-by: Aravind Venkateswaran <aravindh@codeaurora.org>
Diffstat (limited to 'kernel')
0 files changed, 0 insertions, 0 deletions