summaryrefslogtreecommitdiff
path: root/drivers
diff options
context:
space:
mode:
authorCasey Piper <cpiper@codeaurora.org>2014-06-23 16:35:31 -0700
committerDavid Keitel <dkeitel@codeaurora.org>2016-03-23 20:31:52 -0700
commitb35f4850ee07ad202e24231d2b67f7ce8ee77147 (patch)
tree535a61852a7df5d3b74d168404f586db02349947 /drivers
parent5f1c60463e9ebe458eb100a7b8f0b129c524bc59 (diff)
msm: mdss: hdmi: add hdmi_ahb clock to HPD
Power on HPD accesses HDMI registers. HDMI AHB clock needs to be enabled while HPD is being powered on. Change-Id: I483ac56b41e3bd3794878940fbd0d5242dd5d1cd Signed-off-by: Casey Piper <cpiper@codeaurora.org>
Diffstat (limited to 'drivers')
-rw-r--r--drivers/video/fbdev/msm/mdss_hdmi_tx.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/drivers/video/fbdev/msm/mdss_hdmi_tx.c b/drivers/video/fbdev/msm/mdss_hdmi_tx.c
index d21e12c4712d..5146e4d72a41 100644
--- a/drivers/video/fbdev/msm/mdss_hdmi_tx.c
+++ b/drivers/video/fbdev/msm/mdss_hdmi_tx.c
@@ -3520,7 +3520,7 @@ static int hdmi_tx_get_dt_clk_data(struct device *dev,
switch (module_type) {
case HDMI_TX_HPD_PM:
- mp->num_clk = 3;
+ mp->num_clk = 4;
mp->clk_config = devm_kzalloc(dev, sizeof(struct dss_clk) *
mp->num_clk, GFP_KERNEL);
if (!mp->clk_config) {
@@ -3546,10 +3546,14 @@ static int hdmi_tx_get_dt_clk_data(struct device *dev,
snprintf(mp->clk_config[2].clk_name, 32, "%s", "mdp_core_clk");
mp->clk_config[2].type = DSS_CLK_AHB;
mp->clk_config[2].rate = 0;
+
+ snprintf(mp->clk_config[3].clk_name, 32, "%s", "alt_iface_clk");
+ mp->clk_config[3].type = DSS_CLK_AHB;
+ mp->clk_config[3].rate = 0;
break;
case HDMI_TX_CORE_PM:
- mp->num_clk = 2;
+ mp->num_clk = 1;
mp->clk_config = devm_kzalloc(dev, sizeof(struct dss_clk) *
mp->num_clk, GFP_KERNEL);
if (!mp->clk_config) {
@@ -3562,10 +3566,6 @@ static int hdmi_tx_get_dt_clk_data(struct device *dev,
mp->clk_config[0].type = DSS_CLK_PCLK;
/* This rate will be overwritten when core is powered on */
mp->clk_config[0].rate = 148500000;
-
- snprintf(mp->clk_config[1].clk_name, 32, "%s", "alt_iface_clk");
- mp->clk_config[1].type = DSS_CLK_AHB;
- mp->clk_config[1].rate = 0;
break;
case HDMI_TX_DDC_PM: