summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorspuligil <spuligil@codeaurora.org>2019-03-16 06:00:45 -0700
committerspuligil <spuligil@codeaurora.org>2019-03-16 06:00:46 -0700
commitf3675ddeb5c6bf9bb3fa5dde99c19205ce7ad1d0 (patch)
treee6f5adfdf436a91f54e2c13d4d0d80f9912613b9
parentba154c5d3e7e62d2bd24411928b781366bdfa561 (diff)
fw-api: CL 6720760 - update fw common interface files
HTT stats: add 11ax trigger type tx stats, 11ax mcs rx stats Change-Id: I1a1b4cb47fc8fc2d90bf58e155f460399a45924d CRs-Fixed: 2262693
-rw-r--r--fw/htt_stats.h10
1 files changed, 10 insertions, 0 deletions
diff --git a/fw/htt_stats.h b/fw/htt_stats.h
index 50db5ab954a4..f89df4d7b999 100644
--- a/fw/htt_stats.h
+++ b/fw/htt_stats.h
@@ -2774,6 +2774,7 @@ typedef struct {
#define HTT_TX_PDEV_STATS_NUM_LEGACY_CCK_STATS 4
#define HTT_TX_PDEV_STATS_NUM_LEGACY_OFDM_STATS 8
#define HTT_TX_PDEV_STATS_NUM_LTF 4
+#define HTT_TX_PDEV_STATS_NUM_11AX_TRIGGER_TYPES 6
#define HTT_TX_NUM_OF_SOUNDING_STATS_WORDS \
(HTT_TX_PDEV_STATS_NUM_BW_COUNTERS * \
HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS)
@@ -2865,6 +2866,7 @@ typedef struct {
A_UINT32 ac_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
A_UINT32 ax_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
A_UINT32 ofdma_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS][HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS];
+ A_UINT32 trigger_type_11ax[HTT_TX_PDEV_STATS_NUM_11AX_TRIGGER_TYPES];
} htt_tx_pdev_rate_stats_tlv;
/* STATS_TYPE : HTT_DBG_EXT_STATS_PDEV_TX_RATE
@@ -2892,6 +2894,7 @@ typedef struct {
#define HTT_RX_PDEV_STATS_NUM_PREAMBLE_TYPES HTT_STATS_PREAM_COUNT
#define HTT_RX_PDEV_MAX_OFDMA_NUM_USER 8
#define HTT_RX_PDEV_STATS_RXEVM_MAX_PILOTS_PER_NSS 16
+#define HTT_RX_PDEV_STATS_NUM_RU_SIZE_COUNTERS 6
#define HTT_RX_PDEV_RATE_STATS_MAC_ID_M 0x000000ff
#define HTT_RX_PDEV_RATE_STATS_MAC_ID_S 0
@@ -2980,6 +2983,13 @@ typedef struct {
*/
A_UINT32 per_chain_rssi_pkt_type;
A_INT8 rx_per_chain_rssi_in_dbm[HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS][HTT_RX_PDEV_STATS_NUM_BW_COUNTERS];
+ A_UINT32 rx_su_ndpa;
+ A_UINT32 rx_11ax_su_txbf_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
+ A_UINT32 rx_mu_ndpa;
+ A_UINT32 rx_11ax_mu_txbf_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
+ A_UINT32 rx_br_poll;
+ A_UINT32 rx_11ax_dl_ofdma_mcs[HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS];
+ A_UINT32 rx_11ax_dl_ofdma_ru[HTT_RX_PDEV_STATS_NUM_RU_SIZE_COUNTERS];
} htt_rx_pdev_rate_stats_tlv;