summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKasin Li <donglil@codeaurora.org>2017-03-21 23:28:24 +0800
committerKasin Li <donglil@codeaurora.org>2017-04-14 16:50:44 +0800
commitbd434a4d8a521102768c30083f92bdace237e9e5 (patch)
treeb61669d2c794a739cf400ce571e545619619cbcd
parent263b2f473643d93de41daaeebfdc9edadd813801 (diff)
drm/msm: Don't dump RBBM_SECVID_TSB_CNTL
This register is not accessible by CPU for certain TZ, trying to read it will cause CPU hang. Change-Id: Ica1b18db2c3cc2c9bacfdbd4c5eb1e2e172ade33 Signed-off-by: Kasin Li <donglil@codeaurora.org>
-rw-r--r--drivers/gpu/drm/msm/adreno/a5xx_gpu.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/gpu/drm/msm/adreno/a5xx_gpu.c b/drivers/gpu/drm/msm/adreno/a5xx_gpu.c
index 5b2c7e77771c..9dc413ea949e 100644
--- a/drivers/gpu/drm/msm/adreno/a5xx_gpu.c
+++ b/drivers/gpu/drm/msm/adreno/a5xx_gpu.c
@@ -1099,7 +1099,7 @@ static const u32 a5xx_registers[] = {
0xe9c0, 0xe9c7, 0xe9d0, 0xe9d1, 0xea00, 0xea01, 0xea10, 0xea1c,
0xea40, 0xea68, 0xea80, 0xea80, 0xea82, 0xeaa3, 0xeaa5, 0xeac2,
0xeb80, 0xeb8f, 0xebb0, 0xebb0, 0xec00, 0xec05, 0xec08, 0xece9,
- 0xecf0, 0xecf0, 0xf400, 0xf400, 0xf800, 0xf807,
+ 0xecf0, 0xecf0, 0xf800, 0xf807,
~0
};