summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDavid Collins <collinsd@codeaurora.org>2016-04-15 16:31:07 -0700
committerGerrit - the friendly Code Review server <code-review@localhost>2017-03-17 04:40:53 -0700
commit95a9dd9e902f947907e341c8ac24b4486d84a9be (patch)
treea0210824f942ee013286831f263e9d1c91a5a312
parent9b04cb7a081345bb952412380a7f312c0bf17da3 (diff)
ARM: dts: msm: change the VDD_APCC CPR MinSVS fuse corner for msm8996pro
Change the MinSVS fuse corner to virtual corner mapping for the power cluster and performance cluster on MSM8996-Pro chips with CPR fuse revision 2 or greater. Change the mapping according to the following: Power cluster: 1 (307.2 MHz) --> 3 (460.8 MHz) Perf cluster: 1 (307.2 MHz) --> 4 (537.6 MHz) Change-Id: I6b6ee6225d43605ad0f5ae1e16061acf12b49927 CRs-Fixed: 1004373 Signed-off-by: David Collins <collinsd@codeaurora.org>
-rw-r--r--arch/arm/boot/dts/qcom/msm8996pro.dtsi32
1 files changed, 30 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/qcom/msm8996pro.dtsi b/arch/arm/boot/dts/qcom/msm8996pro.dtsi
index 9d364f4e8044..f733e81f7f73 100644
--- a/arch/arm/boot/dts/qcom/msm8996pro.dtsi
+++ b/arch/arm/boot/dts/qcom/msm8996pro.dtsi
@@ -53,9 +53,23 @@
qcom,cpr-corner-fmax-map =
/* Speed bin 0 */
<1 6 9 14 19>,
+ <1 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
/* Speed bin 1 */
- <1 6 9 14 19>;
+ <1 6 9 14 19>,
+ <1 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>,
+ <3 6 9 14 19>;
qcom,cpr-voltage-ceiling =
/* Speed bin 0 */
@@ -333,9 +347,23 @@
qcom,cpr-corner-fmax-map =
/* Speed bin 0 */
<1 7 10 15 27>,
+ <1 7 10 15 27>,
+ <4 7 10 15 27>,
+ <4 7 10 15 27>,
+ <4 7 10 15 27>,
+ <4 7 10 15 27>,
+ <4 7 10 15 27>,
+ <4 7 10 15 27>,
/* Speed bin 1 */
- <1 7 10 15 25>;
+ <1 7 10 15 25>,
+ <1 7 10 15 25>,
+ <4 7 10 15 25>,
+ <4 7 10 15 25>,
+ <4 7 10 15 25>,
+ <4 7 10 15 25>,
+ <4 7 10 15 25>,
+ <4 7 10 15 25>;
qcom,cpr-voltage-ceiling =
/* Speed bin 0 */