summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRunmin Wang <runminw@codeaurora.org>2016-09-09 17:33:20 -0700
committerRunmin Wang <runminw@codeaurora.org>2016-09-09 17:46:16 -0700
commit2a2c4f8bd9e1bd117df358f0dfef8c46a041321a (patch)
tree41e1d120e107733e475c8221e6507da3545919c0
parent3dc7ca5e82cc56abc0463e35f1851cd8e2eed97a (diff)
drivers: GICv3: remove the rtb logs of gic write and read
gic_write/read use write/read_relaxed function which will create lots of RTB logging. Change the API to no_log version to remove those RTB logs. Change-Id: Ide59d8c2753364840f8a2b304ef0c169870c8509 Signed-off-by: Runmin Wang <runminw@codeaurora.org>
-rw-r--r--arch/arm64/include/asm/arch_gicv3.h4
-rw-r--r--drivers/irqchip/irq-gic-v3.c4
2 files changed, 4 insertions, 4 deletions
diff --git a/arch/arm64/include/asm/arch_gicv3.h b/arch/arm64/include/asm/arch_gicv3.h
index d925715c822f..30cf6f5961ef 100644
--- a/arch/arm64/include/asm/arch_gicv3.h
+++ b/arch/arm64/include/asm/arch_gicv3.h
@@ -172,8 +172,8 @@ static inline void gic_write_sre(u32 val)
isb();
}
-#define gic_read_typer(c) readq_relaxed(c)
-#define gic_write_irouter(v, c) writeq_relaxed(v, c)
+#define gic_read_typer(c) readq_relaxed_no_log(c)
+#define gic_write_irouter(v, c) writeq_relaxed_no_log(v, c)
#endif /* __ASSEMBLY__ */
#endif /* __ASM_ARCH_GICV3_H */
diff --git a/drivers/irqchip/irq-gic-v3.c b/drivers/irqchip/irq-gic-v3.c
index 190d294197a7..0608e08b4427 100644
--- a/drivers/irqchip/irq-gic-v3.c
+++ b/drivers/irqchip/irq-gic-v3.c
@@ -96,7 +96,7 @@ static void gic_do_wait_for_rwp(void __iomem *base)
{
u32 count = 1000000; /* 1s! */
- while (readl_relaxed(base + GICD_CTLR) & GICD_CTLR_RWP) {
+ while (readl_relaxed_no_log(base + GICD_CTLR) & GICD_CTLR_RWP) {
count--;
if (!count) {
pr_err_ratelimited("RWP timeout, gone fishing\n");
@@ -182,7 +182,7 @@ static int gic_peek_irq(struct irq_data *d, u32 offset)
else
base = gic_data.dist_base;
- return !!(readl_relaxed(base + offset + (gic_irq(d) / 32) * 4) & mask);
+ return !!(readl_relaxed_no_log(base + offset + (gic_irq(d) / 32) * 4) & mask);
}
static void gic_poke_irq(struct irq_data *d, u32 offset)