summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorLinux Build Service Account <lnxbuild@localhost>2017-01-12 22:39:04 -0800
committerGerrit - the friendly Code Review server <code-review@localhost>2017-01-12 22:39:04 -0800
commit23cbc75d2fb2c6afc590098478a9fffd4a4ccfef (patch)
tree76f352c8c7e9c9abd2ef137d7e95e1ccba30d64d
parent2dc96b1cbbdcf5aef3780696708012d55fec57f2 (diff)
parent5d185458928ead8517cf5f0c2c9b517215e7dcbc (diff)
Merge "ARM: dts: msm: Add TLB dump entries for msm8998"
-rw-r--r--arch/arm/boot/dts/qcom/msm8998.dtsi58
1 files changed, 57 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/qcom/msm8998.dtsi b/arch/arm/boot/dts/qcom/msm8998.dtsi
index 6a11e7c51ca5..150a3c42c6b7 100644
--- a/arch/arm/boot/dts/qcom/msm8998.dtsi
+++ b/arch/arm/boot/dts/qcom/msm8998.dtsi
@@ -1,4 +1,4 @@
-/* Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.
+/* Copyright (c) 2015-2017, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
@@ -64,6 +64,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x9040>;
};
+ L1_TLB_0: l1-tlb {
+ qcom,dump-size = <0x2000>;
+ };
};
CPU1: cpu@1 {
@@ -84,6 +87,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x9040>;
};
+ L1_TLB_1: l1-tlb {
+ qcom,dump-size = <0x2000>;
+ };
};
CPU2: cpu@2 {
@@ -104,6 +110,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x9040>;
};
+ L1_TLB_2: l1-tlb {
+ qcom,dump-size = <0x2000>;
+ };
};
CPU3: cpu@3 {
@@ -124,6 +133,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x9040>;
};
+ L1_TLB_3: l1-tlb {
+ qcom,dump-size = <0x2000>;
+ };
};
CPU4: cpu@100 {
@@ -148,6 +160,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x12000>;
};
+ L1_TLB_100: l1-tlb {
+ qcom,dump-size = <0x4800>;
+ };
};
CPU5: cpu@101 {
@@ -168,6 +183,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x12000>;
};
+ L1_TLB_101: l1-tlb {
+ qcom,dump-size = <0x4800>;
+ };
};
CPU6: cpu@102 {
@@ -188,6 +206,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x12000>;
};
+ L1_TLB_102: l1-tlb {
+ qcom,dump-size = <0x4800>;
+ };
};
CPU7: cpu@103 {
@@ -208,6 +229,9 @@
compatible = "arm,arch-cache";
qcom,dump-size = <0x12000>;
};
+ L1_TLB_103: l1-tlb {
+ qcom,dump-size = <0x4800>;
+ };
};
cpu-map {
@@ -2914,6 +2938,38 @@
qcom,dump-node = <&L1_D_103>;
qcom,dump-id = <0x87>;
};
+ qcom,l1_tlb_dump0 {
+ qcom,dump-node = <&L1_TLB_0>;
+ qcom,dump-id = <0x20>;
+ };
+ qcom,l1_tlb_dump1 {
+ qcom,dump-node = <&L1_TLB_1>;
+ qcom,dump-id = <0x21>;
+ };
+ qcom,l1_tlb_dump2 {
+ qcom,dump-node = <&L1_TLB_2>;
+ qcom,dump-id = <0x22>;
+ };
+ qcom,l1_tlb_dump3 {
+ qcom,dump-node = <&L1_TLB_3>;
+ qcom,dump-id = <0x23>;
+ };
+ qcom,l1_tlb_dump100 {
+ qcom,dump-node = <&L1_TLB_100>;
+ qcom,dump-id = <0x24>;
+ };
+ qcom,l1_tlb_dump101 {
+ qcom,dump-node = <&L1_TLB_101>;
+ qcom,dump-id = <0x25>;
+ };
+ qcom,l1_tlb_dump102 {
+ qcom,dump-node = <&L1_TLB_102>;
+ qcom,dump-id = <0x26>;
+ };
+ qcom,l1_tlb_dump103 {
+ qcom,dump-node = <&L1_TLB_103>;
+ qcom,dump-id = <0x27>;
+ };
};
ssc_sensors: qcom,msm-ssc-sensors {