summaryrefslogtreecommitdiff
path: root/arch (follow)
Commit message (Collapse)AuthorAge
...
* | | arm64: mm: dma: Use dma attribute to allow executeable mappingsRohit Vaswani2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | The default mapping type is non-executeable. Check for the DMA_ATTR_EXEC_MAPPING attribute which allows clients to request an executeable mapping. Change-Id: I24a170990cc04a848b6779871ae2025721177d46 Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org>
* | | iommu: msm: Provide the IOMMU_NOEXEC flag explicitly during mappingRohit Vaswani2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The logic for the iommu executable flag is inverted now and all the iommu mappings are executable by default. Provide the IOMMU_NOEXEC flag where the mapping needs to be non-executable. Change-Id: Ifa0aa3d17ae79c16abdf66d2177a09b868a9f45f Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org> [pdaly@codeaurora.org Remove gpu/mdss] Signed-off-by: Patrick Daly <pdaly@codeaurora.org>
* | | arm64: dma-mapping: remove order parameter from arm_iommu_create_mapping()Mitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | arm32 recently removed the `order' parameter from arm_iommu_create_mapping: (68efd7d2fb32c: arm: dma-mapping: remove order parameter from arm_iommu_create_mapping()) in order to make the API easier to understand. The arm32 DMA IOMMU mapper has dynamic resizing of the iova bitmap, so there was no reason to keep the `order' parameter around (which was introduced to reduce the size of the bitmap). Although we don't have dynamic iova bitmap reallocation on arm64, we'd still like to get rid of the `order' parameter since it's confusing and doesn't really help much (especially since all known clients on our system are passing order=0). Remove it. Change-Id: I35e32fdfbe05ec434f64a3a316d13c8f43304bc6 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org> [pdaly@codeaurora.org Remove gpu/ipa etc modifications] Signed-off-by: Patrick Daly <pdaly@codeaurora.org>
* | | arm64: dma-mapping: fix attribs for non-coherent strongly-ordered mappingsMatt Wagantall2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | An incorrect conflict resolution when picking up 07c17f4e0b71d ("arm64: add support for NO_KERNEL_MAPPING and STRONGLY_ORDERED") caused MT_NORMAL_NC attributes being set for strongly-ordered mappings, rather than MT_DEVICE_nGnRnE attributes. As a result of this, speculative data fetches of the incorrectly- mapped memory have been observed. In cases where this memory is XPU protected or reads result in side-effects, this may result in device crashes. Fix this by setting the attributes returned by pgprot_noncached() regardless of the value of the coherent flag passed to __get_dma_pgprot() Change-Id: Iec56027e280ae0920016df3066045b71299a915b Signed-off-by: Matt Wagantall <mattw@codeaurora.org>
* | | arm64: dma-mapping: Split large pages when allocating in atomic contextNeeti Desai2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In atomic context, gen_pool_alloc allocates a single page large enough to accomodate the requested size. However __iommu_create_mapping always maps pages assuming they are of size 4K. Thus only the first 4K of the buffer is mapped and a translation fault is generated during an unmap. Fix this by splitting the larger pages into 4K pages. Change-Id: Ifcbe29477ad210204028486bd011470fe8b50852 Signed-off-by: Neeti Desai <neetid@codeaurora.org> Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org> [pdaly@codeaurora.org Keep upstream version of alloc_from_pool] Signed-off-by: Patrick Daly <pdaly@codeaurora.org>
* | | Revert "arm64: dma-mapping: avoid calling iommu_iova_to_phys"Mitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 0d02975d9ffd55f1c0fe5db08f45a9ee1d22f354 since it's causing problems for some reason. This should really be debugged but for now just revert it. Change-Id: I31f382c1945cd1cd84dbbd3dfb715009b8442fe9 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: dma_mapping: Add support for .dma_mapping_error() opsNeeti Desai2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | If dma_map_single() or dma_map_page() fail to create a mapping, clients can check these errors by testing the returned address with .dma_mapping_error(). The implementation was missing for DMA IOMMU mapper. Add it. Change-Id: I7e62bdbcd013cab915134fce9e55b1e7b580915a Signed-off-by: Neeti Desai <neetid@codeaurora.org> Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: dma_mapping: Implement .dma_supported()Neeti Desai2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The dma_supported() API checks to see if the device can support DMA to the memory described by the mask. Implement this for the DMA IOMMU mapper by calling into the IOMMU's iommu_dma_supported API. Change-Id: I5e31e386cd40c3f3312e1be1ca516c6e72213547 Signed-off-by: Neeti Desai <neetid@codeaurora.org> Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | dma-mapping: check for failed IOVA allocationMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Currently if we fail to allocate an IOVA from our VA pool we proceed to map DMA_ERROR_CODE into the IOMMU, which is not what the client requested or expected. Fix this by checking for an error return value while allocating an IOVA and bailing out as appropriate. Change-Id: I13df7b9ab52536b757d8ae0ca74a5b9e1e1438b5 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | Revert "iommu/arm-smmu: change IOMMU_EXEC to IOMMU_NOEXEC"Mitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 433a4b6a37c8f96295a7e80cb603c2318872c1f2. An equivalent patch is being brought in with the upcoming page table refactoring, so rip this guy out in preparation. This also reverts commit af3e3c36d08077856640b28d68c9f99d2188a000, which introduced users of the IOMMU_NOEXEC flag. Change-Id: Ibb36f60f2148170d8a01632043bf36b5f8c60777 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org> [pdaly@codeaurora.org Resolve minor conflicts] Signed-off-by: Patrick Daly <pdaly@codeaurora.org>
* | | arm: dma-mapping: map sg lists into the SMMU as virtually contiguousChintan Pandya2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Following commit implements mapping of sg virtually contiguously. "arm64: dma-mapping: map sg lists into the SMMU as virtually contiguous" a03f74ef16cc73531795176d3ea8b82b66ed0146 This has been left for ARM (32-bit). Implement the same for ARM. Change-Id: Ibf67f29a60b8d19e526c4719590f2f473ea9dca5 Signed-off-by: Chintan Pandya <cpandya@codeaurora.org>
* | | iommu: msm: Provide the IOMMU_NOEXEC flag explicitly during mappingRohit Vaswani2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The logic for the iommu executable flag is inverted now and all the iommu mappings are executable by default. Provide the IOMMU_NOEXEC flag where the mapping needs to be non-executable. Change-Id: Ifa0aa3d17ae79c16abdf66d2177a09b868a9f45f Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org> [pdaly@codeaurora.org Remove kgsl/display modifications] Signed-off-by: Patrick Daly <pdaly@codeaurora.org>
* | | arm64: dma-mapping: use correct type for iova in arm_iommu_unmap_sgChintan Pandya2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | IOMMU virtual addresses use the dma_addr_t type since they can be up to 64-bits. We're currently using an `unsigned int' to store our IOVA in arm_iommu_unmap_sg, which could result in truncation. Use the correct type for an I/O virtual address: dma_addr_t. This was previously fixed for arm_iommu_map_sg in [02454d7f9feeb: "arm64: dma-mapping: use correct type for iova"]. Make the same fix in arm_iommu_unmap_sg. Change-Id: Ib22a9600f33e6fa155812b08d67d62f72af0ad8e Signed-off-by: Chintan Pandya <cpandya@codeaurora.org>
* | | arm64: dma-mapping: avoid calling iommu_iova_to_physMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | We're currently asking the IOMMU layer to do an iova-to-phys translation in .unmap_page and .sync_single_for_* in the IOMMU DMA mapper. This can be a costly operation since it will need to walk the domain's page tables, either in software or in hardware. Also, in some less-than-ideal implementations of iommu_iova_to_phys this might actually involve sleeping operations. Avoid this overhead by saving the physical address of the buffer in the dma_iommu_mapping structure in .map_page, using it later instead of iommu_iova_to_phys. Change-Id: Ic53b91a222dab01cfcdc34246a847a8c399adfb6 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: dma-mapping: use ERR_PTR instead of NULL in stubMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | The real arm_iommu_create_mapping function returns an ERR_PTR (not NULL) on failure. Make the stub version match that convention. Change-Id: I1df954ee5b9037778f27fba2e626621740abf782 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | iommu: Add iommu_map_sg() functionOlav Haugan2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Mapping and unmapping are more often than not in the critical path. map_sg allows IOMMU driver implementations to optimize the process of mapping buffers into the IOMMU page tables. Instead of mapping a buffer one page at a time and requiring potentially expensive TLB operations for each page, this function allows the driver to map all pages in one go and defer TLB maintenance until after all pages have been mapped. Additionally, the mapping operation would be faster in general since clients does not have to keep calling map API over and over again for each physically contiguous chunk of memory that needs to be mapped to a virtually contiguous region. Change-Id: I1f3dd2c3cf67b3db40ee1793580d6af5fec1247d Signed-off-by: Olav Haugan <ohaugan@codeaurora.org> Signed-off-by: Joerg Roedel <jroedel@suse.de> Git-commit: 315786ebbf4ad6552b6fd8e0e7b2ea220fcbfdbd Git-repo: git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git [mitchelh: fix existing callers and implementations of iommu_{map,unmap}_range to match the new function names and APIs, maintaining stubs for the old API so that out-of-tree modules can continue to compile] Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: Pass the correct coherent flag for iommu operationsNeeti Desai2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The memory to be mapped by the smmu needs to be uncached since the bus is non-coherent. Pass coherent flag as false to make sure that the memory is marked as uncached. CRs-Fixed: 786121 Change-Id: Ie2849b1e1ec901e60e89706519cbd89d278e0b3e Signed-off-by: Neeti Desai <neetid@codeaurora.org>
* | | arm64: dma-mapping: use correct type for iovaMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | IOMMU virtual addresses use the dma_addr_t type since they can be up to 64-bits. We're currently using an `unsigned int' to store our IOVA in arm_iommu_map_sg, which could result in truncation. Use the correct type for an I/O virtual address: dma_addr_t. Change-Id: Ie63bf17268ca70d102ab9d472ed9bcc6f4a793d7 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: dma-mapping: map sg lists into the SMMU as virtually contiguousMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In arm_iommu_map_sg, currently we map each individual link in the given scatterlist into the SMMU individually such that they may or may not be virtually contiguous. However, in most (all?) of our use cases we actually want the entire sg list mapped into the SMMU as a single contiguous range. Use iommu_map_range to accomplish this. Change-Id: Icf72ece50c3120a0091dbfab1523ff11da20f807 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: dma-mapping: make dma_ops constMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | dma_ops should be const since they shouldn't be changing after being defined (there's even a checkpatch warning for this). Convert existing dma_ops to const. Change-Id: Ic27ba9a0832b12cae43cd45c72f053335845fd8f Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org> Conflicts: arch/arm64/include/asm/dma-mapping.h arch/arm64/mm/dma-mapping.c
* | | arm64: dma-mapping: fix build when !CONFIG_ARM64_DMA_USE_IOMMUMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | When CONFIG_ARM64_DMA_USE_IOMMU is not selected, drivers that make use of the ARM DMA IOMMU mapping APIs currently don't link. First instinct might be to add a dependency on CONFIG_ARM64_DMA_USE_IOMMU to those drivers, but they might not actually want to do that because they might have other ways of getting DMA-able memory. Allow compilation when CONFIG_ARM64_DMA_USE_IOMMU is not selected by providing necessary stub functions. Change-Id: I172e00a0748c70676b8ff7555e217a1e6122e3e6 Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org>
* | | arm64: dma-mapping: add support for IOMMU mapperMitchel Humpherys2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | On systems with IOMMUs, it's useful to handle IOMMU mappings in the dma-mapping layer. This is currently supported on arm but not arm64. Add support in arm64 by gratuitously lifting most of the IOMMU-related stuff from dma-mapping.c in arm. The original arm work was done by Marek Szyprowski in [4ce63fcd919c32: "ARM: dma-mapping: add support for IOMMU mapper"]. Change-Id: I1c3c8fe15049fe456751074398fd179ebd2ec64e Signed-off-by: Mitchel Humpherys <mitchelh@codeaurora.org> [pdaly@codeaurora.org Disable upstream implementation] Signed-off-by: Patrick Daly <pdaly@codeaurora.org>
* | | arm: dma: Expand the page protection attributesLaura Abbott2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | Currently, the decision on which page protection to use is limited to writecombine and coherent. Expand to include strongly ordered memory and non consistent memory. Change-Id: I7585fe3ce804cf321a5585c3d93deb7a7c95045c Signed-off-by: Laura Abbott <lauraa@codeaurora.org>
* | | input: qpnp-power-on: move qpnp-power-on driver as input driverJigarkumar Kishorkumar Zala2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Move qpnp-power-on driver as input driver, also update regulator related api in order to accomodate regualtor framework Signed-off-by: Jigarkumar Kishorkumar Zala <j_zala@codeaurora.org>
* | | defconfig: msm: Enable VADC_TM driverSiddartha Mohanadoss2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | PMIC VADC_TM driver provides clients to set threholds on supported VADC channels such as vph_pwr and thermistors and receive notification on threshold crossing. Signed-off-by: Siddartha Mohanadoss <smohanad@codeaurora.org>
* | | defconfig: msm: Enable QPNP VADC driverSiddartha Mohanadoss2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | QPNP PMIC VADC driver provides clients ability to read voltage channels supported by the PMIC such as vph_pwr and board thermistors. Signed-off-by: Siddartha Mohanadoss <smohanad@codeaurora.org>
* | | ARM: dts: msm: Drop ufs_variant property node for ufs controller on 8996Venkat Gopalakrishnan2016-03-22
| | | | | | | | | | | | | | | | | | | | | This property is no longer used in 4.4 kernel, hence remove it. Change-Id: I8fe311d95359220fa8f44e9b39db61e01ee34f5b Signed-off-by: Venkat Gopalakrishnan <venkatg@codeaurora.org>
* | | defconfig: arm64: msm: enable fuel gauge driverNicholas Troast2016-03-22
| | | | | | | | | | | | | | | | | | Enable the fuel gauge driver to support the fuel gauge hardware. Signed-off-by: Nicholas Troast <ntroast@codeaurora.org>
* | | defconfig: Enable slimbus driverGirish Mahadevan2016-03-22
| | | | | | | | | | | | | | | | | | | | | Enable the slimbus drivers. Change-Id: I715b9672e863a89c3992ca3137b9b9985cc3dc88 Signed-off-by: Girish Mahadevan <girishm@codeaurora.org>
* | | defconfig: Enable SPIDEV featureGirish Mahadevan2016-03-22
| | | | | | | | | | | | | | | | | | | | | Enable the SPIDEV feature which allows userspace to talk to the SPI framework directly. Change-Id: I526f8763878378a7263633f98cebcb50bb829527
* | | defconfig: Enable HS UART driverGirish Mahadevan2016-03-22
| | | | | | | | | | | | | | | | | | | | | Enable the HS UART driver. Change-Id: I510b4773f76845089eef22534a8d68849df2e60c Signed-off-by: Girish Mahadevan <girishm@codeaurora.org>
* | | defconfig: Enable MSM I2C and DMA engineGirish Mahadevan2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Enable the following MSM I2C related features: - qcom-sps-dma driver which is the dma engine wrapper for BAM - i2c-msm-v2 driver, the main MSM I2C driver. - I2C CHARDEV that allows userspace to communicate with I2C framework. Change-Id: Ibca06d935de61517ef1a927828789875fcdb7718 Signed-off-by: Girish Mahadevan <girishm@codeaurora.org>
* | | defconfig: Sync msm_defconfig and msm-perf_defconfigRohit Vaswani2016-03-22
| | | | | | | | | | | | | | | | | | Get feature parity and create clean minilimalistic defconfigs Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org>
* | | defconfig: msm: Enable TSENSSiddartha Mohanadoss2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Temperature sensor (TSENS) driver provides clients to read on die temperature sensors and set temperature thresholds for thermal mitigation. Signed-off-by: Siddartha Mohanadoss <smohanad@codeaurora.org>
* | | defconfig: msm: Enable EPMSiddartha Mohanadoss2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Embedded power measurement (EPM) driver allows clients to read supported current and voltage channels for power measurements. Signed-off-by: Siddartha Mohanadoss <smohanad@codeaurora.org>
* | | defconfig: arm64: msm: Enable qseecom driverZhen Kong2016-03-22
| | | | | | | | | | | | | | | | | | This is necessary to support qseecom functionality Signed-off-by: Zhen Kong <zkong@codeaurora.org>
* | | arm64: smp: Update the topology masks before calling CPU_STARTING notifiersRohit Vaswani2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Currently, the CPU_STARTING notifiers would observe an incorrect sibling mask since the notifier chain is called before the topology masks are updated for the new cpu. Update the topology masks before calling the notifier chain to fix this problem. Change-Id: I3f698d777af3bb8e324019619b4c1c4de85e7b2c Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org>
* | | ARM64: Flush the caches for non panicking CPUs in case of a kernel panicAbhimanyu Kapur2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In case of a kernel panic, only the panicking CPU does an entire cache flush. This means that certain dirty cache lines in the caches of the other CPUs may never get flushed. This gives us improper RAM dumps. Add cache flushing for all the online CPUs. The outer domain is not flushed since it is already being done by the panicking CPU. Change-Id: I03cf14f49334e45c145a17b06d0c623575b653e8 Signed-off-by: Abhimanyu Kapur <abhimany@codeaurora.org> [satyap: trivial merge conflict resolution] Signed-off-by: Satya Durga Srinivasu Prabhala <satyap@codeaurora.org>
* | | arm64: smp: Jump back to secondary start kernel for onlined CPUsAbhimanyu Kapur2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add a call to secondary start kernel for cpus which have been onlined via the hotplug path for wfi based hotplug solution where the return path from cpu_die should not return to the idle thread. Update the cpu_die definition with a __ref to allow referencing a __cpuinit call (secondary_start_kernel) from it. Change-Id: I7c083effda3928b562ea0d601833ceb8d5178d43 Signed-off-by: Abhimanyu Kapur <abhimany@codeaurora.org>
* | | arch: convert smp_mb__*()Joonwoo Park2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Convert deprecated smp_mb__*() barriers. Signed-off-by: Joonwoo Park <joonwoop@codeaurora.org> [joshc: fixup other uses around the kernel during the 3.14 upgrade] Signed-off-by: Josh Cartwright <joshc@codeaurora.org>
* | | ARM64: smp: implement arch_trigger_all_cpus_backtrace using IPIRohit Vaswani2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Since ARM64 doesn't have an NMI, send an IPI to all other CPUs (current cpu prints the stack directly) to capture a backtrace. Change-Id: Ib90494123205b3bbaa0b244ccde6c7e40a560199 Signed-off-by: Rohit Vaswani <rvaswani@codeaurora.org> [satyap: trivial merge conflict resolution & compilation fixes] Signed-off-by: Satya Durga Srinivasu Prabhala <satyap@codeaurora.org>
* | | arm64: smp: Add wakeup IPI supportAbhimanyu Kapur2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add support for IPI_WAKEUP which is used by hotplug code path to wake up CPU from low power states. Change-Id: I258d05e109a377613064624a5bfda21ab8ea9869 Signed-off-by: Abhimanyu Kapur <abhimany@codeaurora.org> [satyap@codeaurora.org: trivial merge conflict resolution] Signed-off-by: Satya Durga Srinivasu Prabhala <satyap@codeaurora.org>
* | | arm64: fix sparse errors from msm-rtbJeremy Gebben2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Correct the the __iomem decorations in __raw_write_logged() and __raw_read_logged(). Change-Id: If4a4f7aff09537772a5f9e386c3c6ada95512457 Signed-off-by: Jeremy Gebben <jgebben@codeaurora.org>
* | | arch: arm64: Enable UBSAN support for arm64Trilok Soni2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Enable UBSAN support for arm64. CRs-Fixed: 969533 Change-Id: I03689e902195b901712ff5922af10fc127e96418 Signed-off-by: Trilok Soni <tsoni@codeaurora.org>
* | | UBSAN: run-time undefined behavior sanity checkerAndrey Ryabinin2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | UBSAN uses compile-time instrumentation to catch undefined behavior (UB). Compiler inserts code that perform certain kinds of checks before operations that could cause UB. If check fails (i.e. UB detected) __ubsan_handle_* function called to print error message. So the most of the work is done by compiler. This patch just implements ubsan handlers printing errors. GCC has this capability since 4.9.x [1] (see -fsanitize=undefined option and its suboptions). However GCC 5.x has more checkers implemented [2]. Article [3] has a bit more details about UBSAN in the GCC. [1] - https://gcc.gnu.org/onlinedocs/gcc-4.9.0/gcc/Debugging-Options.html [2] - https://gcc.gnu.org/onlinedocs/gcc/Debugging-Options.html [3] - http://developerblog.redhat.com/2014/10/16/gcc-undefined-behavior-sanitizer-ubsan/ Issues which UBSAN has found thus far are: Found bugs: * out-of-bounds access - 97840cb67ff5 ("netfilter: nfnetlink: fix insufficient validation in nfnetlink_bind") undefined shifts: * d48458d4a768 ("jbd2: use a better hash function for the revoke table") * 10632008b9e1 ("clockevents: Prevent shift out of bounds") * 'x << -1' shift in ext4 - http://lkml.kernel.org/r/<5444EF21.8020501@samsung.com> * undefined rol32(0) - http://lkml.kernel.org/r/<1449198241-20654-1-git-send-email-sasha.levin@oracle.com> * undefined dirty_ratelimit calculation - http://lkml.kernel.org/r/<566594E2.3050306@odin.com> * undefined roundown_pow_of_two(0) - http://lkml.kernel.org/r/<1449156616-11474-1-git-send-email-sasha.levin@oracle.com> * [WONTFIX] undefined shift in __bpf_prog_run - http://lkml.kernel.org/r/<CACT4Y+ZxoR3UjLgcNdUm4fECLMx2VdtfrENMtRRCdgHB2n0bJA@mail.gmail.com> WONTFIX here because it should be fixed in bpf program, not in kernel. signed overflows: * 32a8df4e0b33f ("sched: Fix odd values in effective_load() calculations") * mul overflow in ntp - http://lkml.kernel.org/r/<1449175608-1146-1-git-send-email-sasha.levin@oracle.com> * incorrect conversion into rtc_time in rtc_time64_to_tm() - http://lkml.kernel.org/r/<1449187944-11730-1-git-send-email-sasha.levin@oracle.com> * unvalidated timespec in io_getevents() - http://lkml.kernel.org/r/<CACT4Y+bBxVYLQ6LtOKrKtnLthqLHcw-BMp3aqP3mjdAvr9FULQ@mail.gmail.com> * [NOTABUG] signed overflow in ktime_add_safe() - http://lkml.kernel.org/r/<CACT4Y+aJ4muRnWxsUe1CMnA6P8nooO33kwG-c8YZg=0Xc8rJqw@mail.gmail.com> [akpm@linux-foundation.org: fix unused local warning] [akpm@linux-foundation.org: fix __int128 build woes] Signed-off-by: Andrey Ryabinin <aryabinin@virtuozzo.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Sasha Levin <sasha.levin@oracle.com> Cc: Randy Dunlap <rdunlap@infradead.org> Cc: Rasmus Villemoes <linux@rasmusvillemoes.dk> Cc: Jonathan Corbet <corbet@lwn.net> Cc: Michal Marek <mmarek@suse.cz> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Ingo Molnar <mingo@redhat.com> Cc: "H. Peter Anvin" <hpa@zytor.com> Cc: Yury Gribov <y.gribov@samsung.com> Cc: Dmitry Vyukov <dvyukov@google.com> Cc: Konstantin Khlebnikov <koct9i@gmail.com> Cc: Kostya Serebryany <kcc@google.com> Cc: Johannes Berg <johannes@sipsolutions.net> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org> Git-repo: https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/ Git-commit: c6d308534aef6c99904bf5862066360ae067abc4 [tsoni@codeaurora.org: trivial merge conflict resolution] CRs-Fixed: 969533 Change-Id: I048b9936b1120e0d375b7932c59de78d8ef8f411 Signed-off-by: Trilok Soni <tsoni@codeaurora.org> [satyap@codeaurora.org: trivial merge conflict resolution] Signed-off-by: Satya Durga Srinivasu Prabhala <satyap@codeaurora.org>
* | | defconfig: arm64: msm: Enable Data featuresSubash Abhinov Kasiviswanathan2016-03-22
| | | | | | | | | | | | | | | | | | Enable configurations needed for data functionality Signed-off-by: Subash Abhinov Kasiviswanathan <subashab@codeaurora.org>
* | | Revert "net, lib: kill arch_fast_hash library bits"Rohit Vaswani2016-03-22
| | | | | | | | | | | | This reverts commit 0cb6c969ed9de43687abdfc63714b6fe4385d2fc.
* | | defconfig: msm: enable PCIe bus driver in defconfig for 4.4 kernelTony Truong2016-03-22
| | | | | | | | | | | | | | | | | | Enable defconfig for PCIe bus driver on 4.4 kernel. Signed-off-by: Tony Truong <truong@codeaurora.org>
* | | msm: pcie: add PCIe bus driver snapshotTony Truong2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This PCIe bus driver snapshot is taken as of msm-3.10 commit: 803998b (Merge "ASoC: wcd: don't set autozeroing for conga") This change adds the PCIe bus driver and its dependecies from msm-3.10 to msm-3.14. All the files are as is from msm-3.10. No additional changes were made. Change-Id: Ia1a2d0eea0cc87c16357c95bfcc4df72e910cd34 Signed-off-by: Tony Truong <truong@codeaurora.org>
* | | Enable CONFIG_RTC_DRV_QPNPMao Jinlong2016-03-22
| | | | | | | | | | | | | | | | | | | | | | | | Enable CONFIG_RTC_DRV_QPNP as power_on_alarm_init is added by change : I781389c658fb00ba7f0ce089d706c10f202a7dc6 Change-Id: I48bc69e2215e45e0c5c7bc8aa2c489fca995c201 Signed-off-by: Mao Jinlong <c_jmao@codeaurora.org>
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-06 05:01:01 +0000