| Commit message (Collapse) | Author | Age |
| ... | |
| |\| | | | | | | | | | | | | | | | | | | | | | |
|
| | | |_|_|/ / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
Currently a device without a battery will shutdown soon after boot since
the SOC will be 0. Add a DT property called "qcom,batteryless-platform"
which indicates that the device does not have a battery. If this
property is set then charging will be disabled, and all of the necessary
battery parameters will be faked to ensure normal operation.
Change-Id: I6943b7f5565ad95eddb9e3d30de5efbc47106e3d
Signed-off-by: Nicholas Troast <ntroast@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | |_|_|_|_|_|/ / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
Update the VDD_APC0 and VDD_APC1 CPR voltage configurations for
MSMCOBALT v2 devices in order to match the most recent guidelines
from hardware characterization. Increase the VDD_APC0 and
VDD_APC1 Fmax and intermediate Nominal corner ceiling voltages
to 900 mV. Also increase the VDD_APC0 Turbo_L1 open-loop and
closed-loop voltage adjustment to 30 mV.
Change-Id: Id2de8e2ac94476c1a4927f719f2987a31d692ab5
CRs-Fixed: 1070187
Signed-off-by: David Collins <collinsd@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | |/ / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
Correct the minimum and maximum PM8005 SMPS 1 regulator voltage
constraints for MSMCOBALT v1 and v2 so that they encompass all
values that the VDD_GFX CPR control may need to request.
Change-Id: I479e23db73a64e0fc1371e6b5abfaf1c8969954b
CRs-Fixed: 1068464
Signed-off-by: David Collins <collinsd@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Update the VDD_GFX CPR open-loop and closed-loop voltage
adjustments for MSMCOBALT v2 parts in order to match the
most recent guidelines from hardware characterizations.
Change-Id: I2b0a8e5353c9bce25c965a8b6ead7494454466c9
CRs-Fixed: 1068464
Signed-off-by: David Collins <collinsd@codeaurora.org>
|
| | |/ / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
Update the VDD_GFX CPR ceiling voltages for MSMCOBALT v2 parts
with CPR revision 1 to 7 in order to match the most recent
hardware guidelines.
Change-Id: I3fbfa4c1fc5a6b4f30f8acaf659d2abcc05a7d16
CRs-Fixed: 1068464
Signed-off-by: David Collins <collinsd@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
In msmcobalt platform, Slimbus7 and slimbus8 cpu dais are used for
BT and FM usecases. Add BT and FM cpu dais under sound-tavil
node.
Change-Id: I6cbe4167ab9d980b75f4fefdd4add0d8e8adaef8
Signed-off-by: Vidyakumar Athota <vathota@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | |_|_|/ / / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Add "qcom,msm-bus,name" property which is required for bus scaling to
venus pil node for MSMCOBALT.
CRs-Fixed: 1071217
Change-Id: I37e6f76b60ef0085d102c5d98179b467f6b77dee
Signed-off-by: Puja Gupta <pujag@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | |/ / / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Smem rpm entry's node address doesn't match reg value inside that node.
Updated address of smem rpm entry.
CRs-Fixed: 1069380
Change-Id: Ic332f87666e405edbf3511671828ba824af1f3a2
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
core control enables you to save power by controlling how many
cores are being used depending on the load in the system.
Change-Id: I5975f1e5d7a1947dc5ee1cf8a0c16ec88b0fc6fb
Signed-off-by: Olav Haugan <ohaugan@codeaurora.org>
|
| |\| | | | | | | | | | | | | | | | | | | | | | | |
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
Core control helper is not needed anymore with subsequent patches
that moves core control into the kernel.
Change-Id: I2c62af441fb9e5ba9f29719853a63e4c8f2d031b
Signed-off-by: Olav Haugan <ohaugan@codeaurora.org>
|
| | |/ / / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Prohibit setting the affinity of an IRQ to an isolated core.
Change-Id: I7b50778615541a64f9956573757c7f28748c4f69
Signed-off-by: Olav Haugan <ohaugan@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | |_|/ / / / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Update total number of temperature sensors (TSENS)
supported on controller 0. Remove support to read from
TSENS sensor 5 and 6.
Change-Id: I63e2a0a29f6bbe787fa10170c28569cf692d2807
Signed-off-by: Siddartha Mohanadoss <smohanad@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
Add the SMP2P entries to facilitate SMP2P interprocessor communication.
CRs-Fixed: 1066695
Change-Id: I11e71639291479d544849d0f8672b9384fa34d0a
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
The IPC router devices define the topology for high-level interprocessor
communication within the SoC.
CRs-Fixed: 1066695
Change-Id: I276db2a07870864fca046627a615a30bc4e3936e
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
SSR entries contain the list of subsystems to notify when a SSR for a
given subsystem occurs. This information enables G-Link to handle
closing and re-opening channels in the case of SSR.
CRs-Fixed: 1066695
Change-Id: I53657de1a41e727b29793f02c7f2c1a43db1c96c
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
Add the Glink_pkt devices to expose access to certain SMD resources to
userspace clients.
CRs-Fixed: 1066695
Change-Id: I82e992df1bfa1113843a0772ca8b88e48050dd8d
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
These entries allow the G-Link SMEM Transport to function, which allows
G-Link to use shared memory as an underlying physical transport.
CRs-Fixed: 1066695
Change-Id: I1e59ec8028e128a764d3a79d446b5e8d650937b1
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
Add the SMEM entry to enable the use of the shared memory by
different processors in the SoC.
CRs-Fixed: 1066695
Change-Id: I6ee171881943d8ab77445ede1c6ee714ed171d4d
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| | | |/ / / / / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Add the ipc-spinlock entry to facilitate locking between apps and
non-apps processors.
CRs-Fixed: 1066695
Change-Id: I1aaeec4eea40fedbadf8b6008233dbd6ce5b3312
Signed-off-by: Dhoat Harpal <hdhoat@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | |_|_|/ / / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
As a part of __show_regs we print the 512 bytes of data around
key registers like SP, PC and LR. This data is not always useful
and can cause issue while we have more cores in the system and need
to print them per core during the stack traces triggered through
WARN(..) like APIs. It can also cause latency issues due to heavy
printing on the serial console.
Reduce the logging to 128 bytes (nbytes * 2) around these registers
from 512 bytes.
Change-Id: Ie19fececd9d2bc6cd3328a6c63c956bcc9eed9a6
Signed-off-by: Trilok Soni <tsoni@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| |_|_|_|_|/ / / / / / / / / / / / / / / / / /
|/| | | | | | | | | | | | | | | | | | | | | | |
|
| | | |_|_|_|_|_|/ / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
Remove support for 710Mhz for A540v2 GPU because it is not supported.
CRs-Fixed: 1056661
Change-Id: Ida0d2d010f7bd226d7e2221f63e64a1d7e5a9075
Signed-off-by: Oleg Perelet <operelet@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| |_|_|_|_|/ / / / / / / / / / / / / / / / /
|/| | | | | | | | | | | | | | | | | | | | | |
|
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
Add support for VENUS PIL which facilitates the loading of venus
firmware, authentication and bringing it out of reset.
Change-Id: I53657d42b5cfe7dba63d8331127aca6551e553e1
Signed-off-by: Gaurav Kohli <gkohli@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
msmcobalt""
|
| | | |_|_|/ / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
This reverts 'commit 0754aea0fd54 ("ARM: dts: msm: configure CX voltage
levels from MDSS for msmcobalt")'.
Correctly indicating to the RPM driver when to turn off the MMSS
GDSC. 'commit f1b5dbb743b3 ("msm: mdss: control when MMSS
GDSC gets turned off")' is the correct fix for this issue.
Crs-Fixed: 1068650
Change-Id: I7eae1fbad8467e36c1a216d1ea719c6e3ed9e586
Signed-off-by: Siddhartha Agrawal <agrawals@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
For Sharp FHD panel, every alternate frame
is skipped since the vsync is exactly aligned to
the frame boundary and there is no additional
buffer time that is needed for configuration
and kickoff. To fix this, run the DSI pixel
clock at a higher rate to reduce the transfer time.
Change-Id: I8443f450b6b0c0b2b66592bbb55b167221d2f342
Signed-off-by: Chandan Uddaraju <chandanu@codeaurora.org>
Signed-off-by: Ingrid Gallardo <ingridg@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | |_|_|/ / / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
nt35597 dual DSI panel requires non-standard values for certain DSI
timing parameters for correct operation. Update the existing values
with the recommended values on msmcobalt. This fixes screen corruption
issues seen with these panels.
CRs-Fixed: 1030987
Change-Id: I39029b3d8f58fb6167f81e8863daf04ccea8e56f
Signed-off-by: Aravind Venkateswaran <aravindh@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | | |_|/ / / / / / / / / / / / / / / / / / / /
| |/| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Add carve-outs, firmware regions and other cma areas as part of initial
memory map configuration for msmtriton.
Change-Id: If3f17a913aac8fb5959c919ae28973544e33444a
Signed-off-by: Charan Teja Reddy <charante@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | |/ / / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Update the initial memory map details for the carveout memory regions
for msmfalcon.
Change-Id: I81b7992aa1117590400050c2da7dc7c9e3903572
Signed-off-by: Charan Teja Reddy <charante@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | |/ / / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Update regulator name and phandle for msmfalcon.
While at it, add buck-boost regulator.
CRs-Fixed: 1070486
Change-Id: Ia3c1beed20590e4135d58ad235ff861d47db5882
Signed-off-by: Ashay Jaiswal <ashayj@codeaurora.org>
|
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| | |/ / / / / / / / / / / / / / / / / / / / / /
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
Commit 573979dee2a7 ("perf: Add support for exclude_idle attribute")
does a register_idle_notifier call so that exclude_idle events
are updated when a CPU goes idle. This commit fixes a bug which
causes unregister_idle_notifier to be erroneously called.
Change-Id: I13dbd369c0ce137e884c156360c514df92746e39
Signed-off-by: Patrick Fay <pfay@codeaurora.org>
|