| Commit message (Expand) | Author | Age | ||
|---|---|---|---|---|
| ... | ||||
| | | | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Loongson 1B: Add defconfig | Kelvin Cheung | 2012-07-25 | |
| | | | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Loongson 1B: Add board support | Kelvin Cheung | 2012-07-25 | |
| | | | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Add CPU support for Loongson1B | Kelvin Cheung | 2012-07-23 | |
| | | | |_|_|_|_|_|/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ||||
| | | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | SPI: MIPS: lantiq: add FALCON spi driver | Thomas Langer | 2012-07-23 | |
| | | | |_|_|_|_|/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ||||
| | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Enable vmlinuz for JZ4740 | LluĂs Batlle i Rossell | 2012-07-23 | |
| | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: JZ4740: reset: Initialize hibernate wakeup counters. | Maarten ter Huurne | 2012-07-23 | |
| | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: JZ4740: qi_lb60: Look for NAND chip in bank 1. | Maarten ter Huurne | 2012-07-23 | |
| | | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MTD: NAND: JZ4740: Multi-bank support with autodetection | Maarten ter Huurne | 2012-07-23 | |
| | | | |_|_|_|/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ||||
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Octeon: Use device tree to register serial ports. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | staging: octeon_ethernet: Convert to use device tree. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | netdev: octeon_mgmt: Convert to use device tree. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | netdev: mdio-octeon.c: Convert to use device tree. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | i2c: Convert i2c-octeon.c to use device tree. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Octeon: Setup irq_domains for interrupts. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Octeon: Initialize and fixup device tree. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Prune some target specific code out of prom.c | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Octeon: Add device tree source files. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | of/lib: Allow scripts/dtc/libfdt to be used from kernel code | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: OCTEON: Consolidate the edge and level irq_chip structures. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: OCTEON: Remove unneeded OCTEON_IRQ_* defines. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Octeon: Remove use of OCTEON_IRQ_RST. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Octeon: Add irq handlers for GPIO interrupts. | David Daney | 2012-07-23 | |
| | | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: OCTEON: Remove some unused files. | David Daney | 2012-07-23 | |
| | | | |_|_|/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ||||
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Add 96328avng reference board | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Expose PCIe drivers for MIPS | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Add PCIe Support for BCM6328 | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Move the PCI initialization into its own function | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Add basic BCM6328 support | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Use the Chip ID register for identifying the SoC | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Add flash type detection | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Move flash registration out of board_bcm963xx.c | Jonas Gorski | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | hw_random: add Broadcom BCM63xx RNG driver | Florian Fainelli | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: add RNG driver platform_device stub | Florian Fainelli | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: add RNG peripheral definitions | Florian Fainelli | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: add support for "ipsec" clock | Florian Fainelli | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: OCTEON: Remove some unused files. | David Daney | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Fix platform_devices id | Florian Fainelli | 2012-07-24 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Make board setup code register the spi platform device | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Add stub to register the SPI platform driver | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Define internal registers offsets of the SPI controller | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Remove SPI2 register | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Define SPI register sizes. | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Add BCM6368 SPI clock mask | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Define BCM6358 SPI base address | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63xx: Add IRQ_SPI and CPU specific SPI IRQ values | Florian Fainelli | 2012-07-23 | |
| | | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: BCM63XX: Be consistent in clock bits enable naming | Florian Fainelli | 2012-07-23 | |
| | | | |_|/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ||||
| | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Alchemy: handle db1200 cpld ints as they come in | Manuel Lauss | 2012-07-23 | |
| | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Alchemy: devboards: kill prom.c | Manuel Lauss | 2012-07-23 | |
| | | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Alchemy: use 64MB RAM as minimum for devboards | Manuel Lauss | 2012-07-23 | |
| | | | |/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ||||
| | | | * | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MIPS: Fixup ordering of micro assembler instructions. | Steven J. Hill | 2012-07-23 | |
